In "test mode," these flip-flops are connected in a long serial chain (a scan chain).

A node is permanently tied to the power supply.

Uses a Linear Feedback Shift Register (LFSR) to generate pseudo-random patterns to test the logic gates. C. Boundary Scan (IEEE 1149.1 / JTAG)

The ability to see the value of an internal node by looking at the output pins.